

# PIN-PROGRAMMABLE PRECISION CLOCK MULTIPLIER

### Description


The Si5365 is a low jitter, precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel, in which the application requires clock multiplication without jitter attenuation. The Si5365 accepts four clock inputs ranging from 19.44 to 707 MHz and generates five frequency-multiplied clock outputs ranging from 19.44 to 1050 MHz. The input clock frequency and clock multiplication ratio are selectable from a table of popular SONET, Ethernet, and Fibre Channel rates. The Si5365 is based on Silicon Laboratories' 3rdgeneration DSPLL® technology, which provides anyrate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8 or 2.5 V supply, the Si5365 is ideal for providing clock multiplication in high performance timing applications.

### Features

- Selectable output frequencies ranging from 19.44 to 1050 MHz
- Low jitter clock outputs w/jitter generation as low as 0.6 ps rms (50 kHz–80 MHz)
- Integrated loop filter with selectable loop bandwidth (30 kHz to 1.3 MHz)
- Four clock inputs w/manual or automatically controlled hitless switching
- Five clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS)
- Support for ITU G.709 FEC ratios (255/238, 255/237, 255/236)
- LOS alarm outputs
- Digitally-controlled output phase adjust
- Pin-programmable settings
- On-chip voltage regulator for 1.8 or 2.5 V ±10% operation
- Small size: 14 x 14 mm 100-pin TQFP
- Pb-free, RoHS compliant

### Applications

- SONET/SDH OC-48/OC-192 line cards
- GbE/10GbE, 1/2/4/8/10GFC line cards
- ITU G.709 line cards
- Test and measurement



# Table 1. Performance Specifications ( $V_{DD}$ = 1.8 or 2.5 V ±10%, $T_A$ = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Temperature Range	Τ <sub>Α</sub>		-40	25	85	°C
Supply Voltage	V <sub>DD</sub>		2.25	2.5	2.75	V
			1.62	1.8	1.98	V
Supply Current	I <sub>DD</sub>	f <sub>OUT</sub> = 622.08 MHz All CKOUTs enabled LVPECL format output	—	394	435	mA
		Only CKOUT1 enabled	—	253	284	mA
		f <sub>OUT</sub> = 19.44 MHz All CKOUTs enabled CMOS format output	—	278	321	mA
		Only CKOUT1 enabled	—	229	261	mA
		Tristate/Sleep Mode	—	TBD	TBD	mA
Input Clock Frequency (CKIN1, CKIN2, CKIN3, CKIN4)	CK <sub>F</sub>	Input frequency and clock multiplication ratio pin- selectable from table of val-	19.44	_	707.35	MHz
Output Clock Frequency (CKOUT1, CKOUT2, CKOUT3, CKOUT4, CKOUT5)	CK <sub>OF</sub>	ues using FRQSEL and FRQTBL settings. Consult Silicon Laboratories configu- ration software DSPLL <i>sim</i> or Any-Rate Precision Clock Family Reference Manual at www.silabs.com/timing for table selections.	19.44	_	1049.76	MHz
Input Clocks (CKIN1, CKI	N2, CKIN3,	CKIN4)	I			
Differential Voltage Swing	CKN <sub>DPP</sub>		0.25	_	1.9	V <sub>PP</sub>
Common Mode Voltage	CKN <sub>VCM</sub>	1.8 V ±10%	0.9	_	1.4	V
		2.5 V ±10%	1.0	_	1.7	V
Rise/Fall Time	CKN <sub>TRF</sub>	20-80%	—	_	11	ns
Duty Cycle	CKN <sub>DC</sub>	Whichever is less	40	_	60	%
			50	_		ns
Output Clocks (CKOUT1,	CKOUT2, C	CKOUT3, CKOUT4, CKOUT5	)			
Common Mode	V <sub>OCM</sub>	LVPECL	V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
Differential Output Swing	V <sub>OD</sub>	100 Ω load line-to-line	1.1		1.9	V
Single Ended Output Swing	$V_{SE}$		0.5	_	0.93	V
Rise/Fall Time	CKO <sub>TRF</sub>	20–80%	—	230	350	ps
		device specifications, please cor is document can be downloaded				ecision



### Table 1. Performance Specifications (Continued)


$(V_{DD} = 1.8 \text{ or } 2.5 \text{ V} \pm 10\%)$	, T <sub>A</sub> = −40 to 85 °C)
---	----------------------------------

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Duty Cycle	CKO <sub>DC</sub>		45	—	55	%
PLL Performance						
Jitter Generation	J <sub>GEN</sub>	f <sub>OUT</sub> = 622.08 MHz, LVPECL output format 50 kHz–80 MHz	_	0.6	TBD	ps rms
		12 kHz–20 MHz	_	0.6	TBD	ps rms
Jitter Transfer	J <sub>PK</sub>		_	0.05	0.1	dB
Phase Noise	CKO <sub>PN</sub>	f <sub>OUT</sub> = 622.08 MHz 100 Hz offset	_	TBD	TBD	dBc/Hz
		1 kHz offset	_	TBD	TBD	dBc/Hz
		10 kHz offset	_	TBD	TBD	dBc/Hz
		100 kHz offset	_	TBD	TBD	dBc/Hz
		1 MHz offset	_	TBD	TBD	dBc/Hz
Subharmonic Noise	SP <sub>SUBH</sub>	Phase Noise @ 100 kHz Offset	_	TBD	TBD	dBc
Spurious Noise	SP <sub>SPUR</sub>	Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	_	TBD	TBD	dBc
Package						
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	_	40	_	°C/W
		device specifications, please con is document can be downloaded t				Precision

# Table 2. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit				
DC Supply Voltage	V <sub>DD</sub>	-0.5 to 2.75	V				
LVCMOS Input Voltage	V <sub>DIG</sub>	–0.3 to (V <sub>DD</sub> + 0.3)	V				
Operating Junction Temperature	T <sub>JCT</sub>	–55 to 150	°C				
Storage Temperature Range	T <sub>STG</sub>	–55 to 150	°C				
ESD HBM Tolerance (100 pF, 1.5 k $\Omega$ )		2	kV				
ESD MM Tolerance		200	V				
_atch-Up Tolerance JESD78 Compliant							
Note:         Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.							






155.52 MHz in, 622.08 MHz out







Notes: 1. Assumes differential LVPECL termination (3.3 V) on clock inputs.

2. Denotes tri-level input pins with states designated as L (ground), M ( $V_{DD}/2$ ), and H ( $V_{DD}$ ).

3. Assumes manual input clock selection.

Figure 2. Si5365 Typical Application Circuit



# 1. Functional Description

The Si5365 is a low jitter, precision clock multiplier for high-speed communication systems, including SONET OC-48/OC-192, Ethernet, and Fibre Channel, in which the application requires clock multiplication without jitter attenuation. The Si5365 accepts four clock inputs ranging from 19.44 to 707 MHz and generates five frequency-multiplied clock outputs ranging from 19.44 to 1050 MHz. By default the four clock inputs are at the same frequency and the five clock outputs are at the same frequency. Two of the output clocks can be divided down further to generate an integer sub-multiple frequency. The input clock frequency and clock multiplication ratio are selectable from a table of popular SONET, Ethernet, and Fibre Channel rates. In addition to providing clock multiplication in SONET and datacom applications, the Si5365 supports SONET-to-datacom frequency translations. Silicon Laboratories offers a PCbased software utility, DSPLLsim, that can be used to look up valid Si5365 frequency translations. This utility can be downloaded from www.silabs.com/timing. This information is also available in the Any-Rate Precision Clock Family Reference Manual, also available from www.silabs.com/timing.

The Si5365 is based on Silicon Laboratories' 3rdgeneration DSPLL<sup>®</sup> technology, which provides anyrate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5365 PLL loop bandwidth is digitally programmable via the BWSEL[1:0] pins and supports a range from 30 kHz to 1.3 MHz. The DSPLL*sim* software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5365 monitors all input clocks for loss-of-signal and provides a LOS alarm when it detects a missing clock.

In the case when the input clocks enter alarm conditions, the PLL will freeze the DCO output frequency near its last value to maintain operation with an internal state close to the last valid operating state.

The Si5365 has five differential clock outputs. The signal format of the clock outputs is programmable to support LVPECL, LVDS, CML, or CMOS loads. If not required, unused clock outputs can be powered down to minimize power consumption. The phase difference between the selected input clock and the output clocks is adjustable in 200 ps increments for system skew control. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8 or 2.5 V supply.


### 1.1. Further Documentation

Consult the Silicon Laboratories Any-Rate Precision Clock Family Reference Manual (FRM) for more detailed information about the Si5365. The FRM can be downloaded from www.silabs.com/timing.

Silicon Laboratories has developed a PC-based software utility called DSPLL*sim* to simplify device configuration, including frequency planning and loop bandwidth selection. This utility can be downloaded from www.silabs.com/timing.



# 2. Pin Descriptions: Si5365





Pin #	Pin Name	I/O	Signal Level	Description
1, 2, 17,	NC			No Connect.
20, 21, 23,				These pins must be left unconnected for normal operation.
24, 25, 47,				
48, 49, 52,				
53, 54, 55,				
72, 73, 74,				
75, 90				




Pin #	Pin Name	I/O	Signal Level	Description
3	RST	I	LVCMOS	<b>External Reset.</b> Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device registers to their default value. Clock outputs are tristated during reset. After rising edge of RST signal, the device will perform an internal self-calibration. This pin has a weak pull-up.
4	FRQTBL	I	3-Level	Frequency Table Select. This pin selects SONET/SDH, datacom, or SONET/SDH to datacom fre- quency translation table. L = SONET/SDH. M = Datacom. H = SONET/SDH to Datacom. This pin has a weak pull-down.
5, 6, 15, 27, 32, 42, 62, 63, 76, 79, 81, 84, 86, 89, 91, 94, 96, 99, 100	V <sub>DD</sub>	V <sub>DD</sub>	Supply	$V_{DD}$ .           The device operates from a 1.8 or 2.5 V supply. Bypass capacitors should be associated with the following V <sub>DD</sub> pins:           Pins         Bypass Cap           5, 6         0.1 $\mu$ F           15         0.1 $\mu$ F           27         0.1 $\mu$ F           62, 63         0.1 $\mu$ F           81, 84         0.1 $\mu$ F           86, 89         0.1 $\mu$ F           91, 94         0.1 $\mu$ F
7, 8, 14, 16, 18, 19, 26, 28, 31, 33, 36, 38, 41, 43, 46, 51, 56, 64, 65	GND	GND	Supply	<b>Ground.</b> These pins must be connected to system ground. Minimize the ground path impedance for optimal performance.
9	C1B	0	LVCMOS	<ul> <li>CKIN1 Invalid Indicator.</li> <li>This pin is an active high alarm output associated with CKIN1. Once triggered, the alarm will remain high until CKIN1 is validated.</li> <li>0 = No alarm on CKIN1.</li> <li>1 = Alarm on CKIN1.</li> </ul>
10	C2B	0	LVCMOS	<ul> <li>CKIN2 Invalid Indicator.</li> <li>This pin is an active high alarm output associated with CKIN2. Once triggered, the alarm will remain high until CKIN2 is validated.</li> <li>0 = No alarm on CKIN2.</li> <li>1 = Alarm on CKIN2.</li> </ul>
11	C3B	0	LVCMOS	<b>CKIN3 Invalid Indicator.</b> This pin is an active high alarm output associated with CKIN3. 0 = No alarm on CKIN3. 1 = Alarm on CKIN3.

Table 3. Si5365 Pin Descriptions (Continue
--



Pin #	Pin Name	I/O	Signal Level	Description		
12	ALRMOUT	0	LVCMOS	Alarm Output Indicator. This pin is an active high alarm output associated with CKIN4 or the frame sync alignment alarm. 0 = ALRMOUT not active. 1 = ALRMOUT active.		
13 57	CS0_C3A CS1_C4A	I/O	LVCMOS	Input Clock Select/CKINn Active Clock Indicator. If manual clock selection mode is chosen (AUTOSEL = 1), the CS[1:0] pins function as the manual input clock selector control.		
				CS[1:0] Active Input Clock		
				00 CKIN1		
				01 CKIN2		
				10 CKIN3		
				11 CKIN4		
				<ul> <li>These inputs are internally deglitched to prevent inadvertent clock switching during changes in the CSn input state.</li> <li>If automatic clock detection is chosen (AUTOSEL = M or H), these pins function as the CKINn active clock indicator output.</li> <li>0 = CKINn is not the active input clock.</li> <li>1 = CKINn is currently the active input clock to the PLL.</li> <li>This pin has a weak pull-down.</li> </ul>		
22	AUTOSEL	I	3-Level	Manual/Automatic Clock Selection.         Three level input that selects the method of input clock selection to be used.         L = Manual.         M = Automatic non-revertive.         H = Automatic revertive.		
29 30	CKIN4+ CKIN4–	Ι	MULTI	<b>Clock Input 4.</b> Differential clock input. This input can also be driven with a single-ended signal.		
34 35	CKIN2+ CKIN2-	Ι	MULTI	Clock Input 2. Differential input clock. This input can also be driven with a single-ended signal.		
37	DBL2_BY	Ι	3-Level	CKOUT2 Disable/PLL Bypass Mode Control. Controls enable of CKOUT2 divider/output buffer path and PLL bypass mode. L = CKOUT2 Enabled. M = CKOUT2 Disabled. H = BYPASS Mode with CKOUT2 enabled.		
39 40	CKIN3+ CKIN3–	I	MULTI	<b>Clock Input 3.</b> Differential clock input. This input can also be driven with a single-ended signal.		
44 45	CKIN1+ CKIN1–	Ι	MULTI	<b>Clock Input 1.</b> Differential clock input. This input can also be driven with a single-ended signal.		





Pin #	Pin Name	I/O	Signal Level	Description
50	DBL5	I	3-Level	<ul> <li>CKOUT5 Disable.</li> <li>This pin performs the following functions:</li> <li>L = Normal operation. Output path is active and signal format is determined by SFOUT inputs.</li> <li>M = CMOS signal format. Overrides SFOUT signal format to allow</li> <li>CKOUT5 to operate in CMOS format while the clock outputs operate in a differential output format.</li> <li>H = Powerdown. Entire CKOUT5 divider and output buffer path is powered down. CKOUT5 output will be in tristate mode during powerdown.</li> </ul>
58	C1A	0	LVCMOS	CKIN1 Active Clock Indicator. This pin serves as the CKIN1 active clock indicator. 0 = CKIN1 is not the active input clock. 1 = CKIN1 is currently the active input clock to the PLL.
59	C2A	0	LVCMOS	CKIN2 Active Clock Indicator. This pin serves as the CKIN2 active clock indicator. 0 = CKIN2 is not the active input clock. 1 = CKIN2 is currently the active input clock to the PLL.
60 61	BWSEL0 BWSEL1	Ι	3-Level	<b>Bandwidth Select.</b> These pins are three level inputs that select the DSPLL closed loop bandwidth according to the Any-Rate Precision Clock Family Reference Manual.
66 67	DIV34_0 DIV34_1	Ι	3-Level	<b>CKOUT3 and CKOUT4 Divider Control.</b> These pins control the division of CKOUT3 and CKOUT4 relative to the CKOUT2 output frequency. Detailed operations and timing characteristics for these pins may be found in the Any-Rate Precision Clock Family Reference Manual.
68 69 70 71	FRQSEL0 FRQSEL1 FRQSEL2 FRQSEL3	Ι	3-Level	Multiplier Select. These pins are three level inputs that select the input clock and clock multiplication setting according to the Any-Rate Precision Clock Family Reference Manual, depending on the FRQTBL setting.
77 78	CKOUT3+ CKOUT3–	0	MULTI	<b>Clock Output 3.</b> Differential output clock with a frequency specified by FRQSEL and FRQTBL settings. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical sin- gle-ended clock outputs.

Table 3. Si536	5 Pin	Descriptions	(Continued)
	• • • • •	Booonpliono	(Continuou)



Pin #	Pin Name	I/O	Signal Level		Des	cription	
80 95	SFOUT1 SFOUT0	I	3-Level		s that select the c	output signal format (con all of the clock outputs a	
				-	SFOUT[1:0]	Signal Format	ן ר
					HH	Reserved	-
					HM	Reserved	-
					HL	CML	
					MH	LVPECL	
					MM	Reserved	
					ML	LVDS	
					LH	CMOS	
					LM	Tristate/Sleep	
					LL	Reserved	
82 83	CKOUT1– CKOUT1+	0	MULTI	<b>Clock Output 1.</b> Differential output clock with a frequency specified by FRQSEL and FRQTBL. Output signal format is selected by SFOUT pins. Output is dif- ferential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.			
85	DBL34	I	LVCMOS	<b>Output 3 and 4 Disable.</b> Active high input. When active, entire CKOUT3 and CKOUT4 divider and output buffer path is powered down. CKOUT3 and CKOUT4 outputs will be in tristate mode during powerdown. This pin has a weak pull-down.			
87 88	CKOUT5– CKOUT5+	0	MULTI	<b>Clock Output 5.</b> Fifth high-speed clock output with a frequency specified by FRQSEL and FRQTBL. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.			
92 93	CKOUT2+ CKOUT2–	0	MULTI	<b>Clock Output 2.</b> Differential output clock with a frequency specified by FRQSEL and FRQTBL. Output signal format is selected by SFOUT pins. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.			
97 98	CKOUT4– CKOUT4+	0	MULTI	<b>Clock Output 4.</b> Differential output clock with a frequency specified by FRQSEL and FRQTBL settings. Output signal format is selected by SFOUT pins. Out- put is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock out- puts.			
GND PAD	GND PAD	GND	Supply	<b>Ground Pad</b> . The ground pad must provide a low thermal and electrical impedance to a ground plane.			

Table 3. Si5365 Pin Descriptions (Continued)	Table 3. Si536	5 Pin Description	s (Continued)
--	----------------	-------------------	---------------



# 3. Ordering Guide

Ordering Part Number	Package	Temperature Range	
Si5365-B-GQ	100-Pin 14 x 14 mm TQFP	–40 to 85 °C	



# 4. Package Outline: 100-Pin TQFP

Figure 3 illustrates the package details for the Si5365. Table 4 lists the values for the dimensions shown in the illustration.




Figure 3.	100-Pin <sup>-</sup>	Thin	Quad	Flat F	Package	(TQFP)
					aonago	(· 🛋 · · )

Dimension	Min	Nom	Мах	Dimension	Min	Nom	Max
А	_	—	1.20	E		16.00 BSC.	
A1	0.05	—	0.15	E1	14.00 BSC.		
A2	0.95	1.00	1.05	E2	3.85	4.00	4.15
b	0.17	0.22	0.27	L	0.45	0.60	0.75
С	0.09	—	0.20	aaa	_	—	0.20
D	16.00 BSC.			bbb	_	—	0.20
D1	14.00 BSC.			CCC	_	—	0.08
D2	3.85	4.00	4.15	ddd	_	—	0.08
е	0.50 BSC.			Θ	0°	3.5°	7°

### Table 4. 100-Pin Package Diagram Dimensions

#### Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

- 3. This package outline conforms to JEDEC MS-026, variant AED-HD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



# 5. Recommended PCB Layout




Figure 4. PCB Land Pattern Diagram



Table 5.	PCB L	and Patterr	n Dimensions
----------	-------	-------------	--------------

Dimension	MIN	MAX				
е	0.50 BSC.					
E	15.40	REF.				
D	15.40	15.40 REF.				
E2	3.90	4.10				
D2	3.90	4.10				
GE	13.90	—				
GD	13.90	—				
Х	-	0.30				
Y	1.50 REF.					
ZE	-	16.90				
ZD	— 16.90					
R1	0.15 REF					
R2	— 1.00					

#### Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-7351 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Notes (Stencil Design):

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

#### Notes (Card Assembly):

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



# **DOCUMENT CHANGE LIST**

### Revision 0.32 to Revision 0.33

Condensed format.

### Revision 0.33 to Revision 0.34

- Removed references to latency control, INC, and DEC pins.
- Updated Table 1, "Performance Specifications," on page 2.
- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 3.
- Added Figure 1, "Typical Phase Noise Plot," on page 4.
- Updated Figure 2, "Si5365 Typical Application Circuit".
- Updated "2. Pin Descriptions: Si5365".
- Updated "3. Ordering Guide" on page 12.
- Added "5. Recommended PCB Layout".



# NOTES:



# **CONTACT INFORMATION**

#### Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: Clockinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

